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With the advent of ion implantation, it has become possible 
to introduce many new dopant species into silicon. The electrical 
behavior of implanted species displaying deep energy levels was 
investigated in this work. Hall effect and sheet resistivity 
measurements were taken as a function of temperature to determine 
the carrier concentration, mobility, compensation, and impurity 
ionization energy in the implanted layers. However, since these 
electrical parameters varied with depth in the samples, conventional 
Hall effect methods were inadequate. Special differential Hall 
techniques were developed to characterize the inhomogeneous samples. 
The validity of this differential technique was demonstrated 
by investigating the doping effects of indium in silicon. Differen-
tial measurements were first made on samples shallow diffused with 
indium. Then the results were compared with bulk values that had 
been obtained in a uniformly doped sample by standard methods. In 
addition, studies were made on indium implanted silicon to determine 
the influence of radiation effects. In all three cases an indium 
acceptor level of 160 meV was observed. Mobility plots versus tempera-
ture were also consistent with bulk measurements. However, significant 
compensation effects were noticed in the implanted layers. 
With the analysis technique experimentally confirmed, the 
electrical behavior of tellurium implanted silicon was investigated. 
V 
Samples were implanted with several doses to study the electrical 
activity as a function of impurity concentration. Isothermal anneal 
cycles were performed to detennine the anneal temperature necessary 
to attain peak electrical activity. After anneal, differential Hall 
measurements were made from 100° to 278°K to characterize the 
imp 1 anted layers. Te 11 uri um was found to behave as a donor with 
an energy 1 eve l of 140 meV in ion implanted silicon. For room 
t t 1 t d . t . b 1017 . / 3 th . . t. empera ure e ec ran ens, 1es a ove carriers cm, e 1on1za 10n 
energy was observed to decrease. In conjunction with this decrease, 
the doping efficiency of ion implanted tellurium was also observed 
to decrease for concentrations in excess of 1017;cm3. Both of these 
effects were attributed ·to the influence of energy level broadening. 
Part II 
Ion implantation was investigated as a doping process for 
the fabrication of submicron n-type layers in GaAs. Tellurium 
implantation was performed as a function of dose (3 x 1013 - 1 x 1015 
Te/cm2) and substrate temperature (23°C - 350°C). After implantation, 
a protective dielectric coating was sputtered on the samples to 
prevent the GaAs from disassociating during the anneal. The protec-
tive qualities of three dielectrics (Si02, Si 3N4, AlN) were 
compared. Anneal temperatures ranged from 750°C to 950°C. The 
residual radiation damage and defects in the implanted layers 
vi 
were studied by photoluminescence and Rutherford backscattering 
measurements. The electrical characteristics were analyzed by 
Schottky barrier capacitance-voltage and Hall effect measurements. 
Sequential Hall measurements in conjunction with layer removal were 
used to determine the carrier concentration and mobility profiles 
in the implanted layers. In addition, junction capacitance-voltage 
and current-voltage measurements were performed to evaluate the 
quality of implanted diodes. 
The samples implanted at room temperature and subsequently 
annealed with a Si02 protective coating displayed almost no 
electrical activity and had intrinsic regions extending several 
microns into the GaAs. In contrast, high electrical activity was 
observed in samples implanted at elevated temperatures followed by 
anneal with a Si 3N4 coating. A doping efficiency of 50% was achieved 
with a carrier density approaching the maximum attainable in tellurium 
doped GaAs (7 x 1018 electrons/cm3). However, the electrical activity 
varied over a wide range for samples with identical implant conditions. 
This scatter in the electrical measurements was attributed to the 
poor adherence of the Si 3N4 layers to the GaAs surface during the 
anneal . 
The maximum electrical activity achieved using an AlN encap-
sulent was comparable to the value attained using a Si 3N4 coating. 
However, the electrical activity was consistently high for the AlN 
protected samples and the AlN displayed better adherence to the GaAs 
during anneal than Si 3N4. 
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There is considerable interest in understanding the elec-
trical behavior of deep energy levels in silicon. (l) Devices such 
as photodetectors and thermistors rely on the impurity effects 
of deep levels. A wide variety of space-charge-limited current 
phenomena are attributed to the presence of deep levels. Also 
several undesirable effects (trapping, oscillation, and negative-
resistance) have been associated with the presence of these levels. 
In the past, investigations have been limited to dopants 
that could be introduced into silicon by equilibrium techniques. 
With the development of ion implantation, it has become possible to 
introduce many new species. 
To characterize the doping effect of these new species 
the carrier concentration, mobility, compensation, and impurity 
ionization energy should be determined for samples implanted with 
these dopants. For bulk-doped semiconductors, these quantities can 
be obtained from simple Hall effect and resistivity measurements 
taken as a function of temperature. Many investigators have performed 
similar measurements on implanted samples. (2-9) However, this tech-
nique can only be used to give a qualitative picture for implanted 
layers as the electrical parameters vary as a function of depth in 
such specimens. 
On the other hand, if the measurements are taken in combination 
with sequential layer removal, bulk values of these parameters can be 
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determined as a function of depth in the samples. The analysis pro-
cedure has been described by Johansson et al. (lO) However, the 
experimental validity of this technique has not been confirmed. 
For this reason, we have investigated the doping effects of 
indium in silicon. The electrical behavior of indium has been well 
characterized(ll-l 6) in silicon (see Table I). It has a deep 
acceptor level of approximately 160 meV. Since indium can be added 
to silicon by equilibrium techniques, a test can be made of the 
analysis procedure proposed by Johansson et al. Using the proposed 
technique, energy level determinations were made on samples shallow 
diffused with indium. For comparison, standard methods were used 
to measure the ionization energy in silicon bulk-doped with indium. 
Once the analysis technique was verified, studies were made 
on indium implanted silicon to see if the implanted ionization energy 
was also 160 meV. The mobility and the presence of compensation 
were also measured in the implanted layers. Comparison was made with 
the shallow diffused results to see if radiation damage affected 
the implanted values. 
However, to study the dopant behavior in implanted samples, 
it is necessary to have a large fraction of the implanted species on 
regular lattice sites and to eliminate compensating effects caused 
by radiation damage. In the thermal annealing sequences used to 
reduce the influence of radiation damage, one must consider the 
possibility that precipitation and outdiffusion effects might occur. (
4
) 
Several of the group II and VI elements have been implanted 
into silicon. ( 4 ) Backscattering measurements were used to study the 
Reference 
Pokrovskii, et al.(ll) 
H . Pre i er ( 1 2 ) 
Morin, et al _(13) 
Messenger, et al _(l 4) 
R. Newman (lS) 
Holland, et a1J 16 ) 
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lattice location of the implanted species as a function of anneal 
temperature. Most of the implanted species displayed a low sub-
stitutional level and outdiffused during the anneal. However, 
tellurium and selenium maintained high substitutional components 
(~60% and ~40% respectively) and did not significantly outdiffuse 
below 800°C. 
Initial studies on the electrical behavior of implanted 
selenium were difficult and led to confusing results. As expected, 
Se behaved as a donor in silicon. But only low electron densities 
(~ 1017 electrons/cm3) could be attained independent of ion dose. 
Ionization energy measurements were contradictory and may have been 
influenced by the large amount of electrically inactive selenium 
present in the implanted layers. 
On the other hand, tellurium displayed relatively high 
doping efficiencies and appeared to have a deep level in silicon. 
Hence, tellurium was chosen to be the subject of the second energy 
level investigation in silicon. 
The introduction of tellurium into silicon by equilibrium 
techniques is difficult. Only by careful vapor growth tech-
niques can tellurium doped silicon be prepared. (l?) Electrical 
measurements on such samples indicate tellurium to be donor with an 
ionization energy of approximately 140 meV. (l 7) 
Ion implantation was used to prepare the tellurium doped 
specimens for this work. Samples were implanted with doses ranging 
from 4 x 1012 Te/cm2 to 1.4 x 1015 Te/cm2 to study the dose dependence 
of the electrical activity. Isothermal anneal cycles were performed 
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to determine the anneal temperatures necessary to attain high doping 
efficiency. After anneal, the surface carrier concentration and 
mobility were measured as a function of temperature. Since only 
qualitative conclusions could be drawn from such data, the tellurium 
ionization energy was computed from Hall measurements taken as a 
function of temperature in conjunction with layer removal. 
-?-
Chapter 2 
HALL EFFECT TECHNIQUES 
In order for implantation to become useful in device application, 
the electrical characteristics of implanted layers must be understood. 
Hall effect and sheet resistivity measurements can be used to deter-
mine the number of electrically active centers and carrier mobility. 
In addition, the impurity ionization energy and the amount of compensa-
tion present can be determined by performing these measurements as 
a function of temperature. 
For bulk-doped semiconductors these measurements are simple. 
However, the fact that implanted layers are thin (often less than 
1000~) with dopant concentrations varying as a function of depth, 
requires special techniques in making the Hall effect and sheet 
resistivity measurements. The purpose of this chapter is to describe 
the special techniques that have been developed for the analysis of 
implanted layers. 
2.1 Surface Hall Effect and Sheet Resistivity Measurements 
2.1.l General Principles 
Hall effect and sheet resistivity measurements can be performed 
using several different techniques and sample configurations. (lB) 
The standard Hall sample is bar shaped and requires a minimum of five 
electrical contacts. Also, the measurement technique for this 
configuration requires knowledge of the contact spacing on the sample 
surface. The most v~rsatile method was introduced by van der Pauw(l 9) 
and necessitates only four contacts be made on the periphery of a 
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sample with uniform thickness. No knowledge is needed of the contact 
spacing and the sample may take any shape as long as it is singly 
connected. 
The van der Pauw configuration can be conveniently used for 
measurements on diffused or ion implanted samples. However, care must 
be taken to isolate the Hall pattern from the bulk of the semiconductor. 
The necessary electrical isolation can be accomplished either by using 
a substrate material of very high resistivity or by planar or mesa 
processing such that a p-n junction isolates the layer of interest. 
Planar techniques involving ion implantation through a mask, 
often result in junctions with a low breakdown voltage. For this 
reason, mesa processing was chosen to isolate the Hall structures from 
the substrate material. 
Fig. l The van der Pauw pattern used to measure sheet resistivity 
and Hall effect in this work. The contact regions are 
numbered clockwise l to 4. 
Figure l _shows the van der Pauw pattern used in measuring Hall 
effect and sheet resistivity in this work. The contact pads are 
numbered clockwise 1 through 4. To determine the number of carriers, 
N
5
, per cm2 in a sample, a current 113 is passed between two 
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opposite contacts and a measurement is made of the voltage change 
~v24 (the Hall voltage) between the other contacts when a magnetic 
field B is applied nonnal to the sample surface. 
( l ) 
in units of volts, gauss, and amperes.t Correspondingly, the sheet 
resistivity Ps is obtained from the potential difference v12 
between two adjacent contacts generated by passing a current 134 
between the two remaining contacts. 
Combination of the surface carrier concentration 
resistivity ps yields the effective mobility 
where q is the charge on an electron. 
(2) 
Ns and the sheet 
l-le• 
(3) 
If the pattern is not symmetrical, a geometrical correction factor 
f(lg) enters into the relation for the sheet resistivity. 
(4) 
tThe Hall factor r = µH/1-10, where 1-10 is the drift mobility, was 
assumed to be unity in the absence of more precise data. 
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where R1 = v12;1 34 and R2 = v14;123 . Since a syrrrrnetrical pattern 
was utilized in this work, large deviations in the R values are indic-
ative of a non~uniform layer thickness across the Hall pattern. 
Hence, to avoid misinterpreting the data, measurements should be 
performed for all configurations of current path and B-field direction. 
Averaging of values can be used to reduce the measurement error. 
2.1.2 Differential Analysis Procedure 
The interpretation of surface Hall effect and sheet resistivity 
measurements made on diffused or ion implanted samples is complicated 
because both the carrier density n and the mobility µ vary with 
depth in the samples. Thus, the surface carrier concentration and 
the effective mobility are weighted averages. (20) 
= [J n(x)µ{x)dxJ 2 
NS f n(x)µ{x) 2dx 





In a typical sample there is a heavily doped region with low 
mobility near the surface followed by a tail re9ion with low doping 
and high mobility. The surface carrier concentration can be twice 
as large as the actual number of carriers/cm2 due to the weighting 
of the higher mobility in tail region. Similarly, tne effective 
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mobility can be much larger than the actual mobility in the heavily 
doped region. 
Hence, if meaningful interpretations are to be made, a method 
of extracting the carrier density and mobility from surface measure-
ments should be developed. This can be accomplished by combining 
layer removal techniques with Hall and sheet resistivity measurements. 
The necessary theoretical relations can be derived from the 
weighted averages of Ns and µe. Equations (5) and (6) involve two 
integrals. These may be solved for and then differentiated to give 
( 7) 
( - d n x)µ(x) - dx (8) 
Solving for n(x) and µ(x), we get 
n(x) = 
t lNsµe J2 
t [Nsµ/] (9) 
µ(x) = 
t [Nsµe 2] 
t [Nsµe] ( l O) 
Experimentally the carrier density and mobility are determined 
by measuring Ns and µe'stripping off a thin layer of materi.al, and 
repeating the measurement. By repeating this differential measurement 
many times the carrier density and mobility profiles can be determined 
in the sample. This procedure for computing bulk values from surface 
-12-
measurements will be referred to as the differential analysis method. 
2.2 Measurements as a Function of Temperature 
In studies of implanted dopants, one would like to determine 
ionization energies and the presence of compensating centers. This 
information can be obtained by performing differential Hall effect 
measurements as a function of temperature. This section will 
describe the analysis procedure for such measurements. 
2.2.1 Uniform Doping 
Shockley describes the usual procedure for deriving energy 
levels from Arrhenius plots of carrier concentration versus 1/T for 
a bulk doped sample. (21) As an example, we will discuss the case of 
p-type doping with the presence of donor compensation (Fig. 2). 
™////////////%%m 
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Fig. 2 Energy band diagram for p-type silicon with donor compensation. 
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For a non-degenerate system, there are two straight line regimes of 
an Arrhenius plot (considering the 'freeze-out' domains only, see 
Fig. 3). The upper portion is defined by the charge balance between 
the free charge carriers p and the ionized acceptors. This non-com-
pensated line has a slopet of 
a log } = 
a (l/T - (2.52)EA - (.39)T ( 11) 
where EA is the acceptor ionization energy in meV. The lower portion, 
commonly referred to as the compensated regime, is determined by the 
charge balance between the ionized acceptors and the ionized compen-
sating donor centers. Its slopet is given by 
a log } = 
a ( l /T - (5.04)EA - (.78)T ( 12) 
The 'knee' in the Arrhenius plot determines the doping level of the 
compensation (see Fig. 3). 
For n-type doping with acceptor compensation the corresponding 
slope equations are 
a log n _ ( ) ( ) a (l/T) - - 2.52 EA - .37 T ( 13) 
for the non-compensated line, and 
tThe correction for the T1 ·7 dependence of Nv, the effective density 
of states
1 
fgr the valance band, has been included in these relations 
Nv ~ mh*T · where mh* ~ r0.2 . 
-14-
Fig. 3 Theoretical temperature dependence of the carrier concentration 
for a p-type silicon sample with donor compensation (considering "freeze-
out' domains only). Slope analysis of such an Arrhenius plot yields 
the acceptor i?nization energy E~ and the presence of compensating 
donors (4 x 10 4;cm3 in this case)~ Numerical values on the axes are 
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a log n = - (5.04)EA - (.73)T a ( l /T) 
for the compensated line. 
2.2.2 Nonuniform Doping 
( 14) 
The effect of nonuniform doping and the presence of a 
compensation profile will be illustrated with the following simple 
model. First, let us assume that a nonuniform sample can be treated 
as two laye,rs( 5 ), one containing Pp acceptors/cm2 with Cp compen-
sating donors/cm2 and the other Pt acceptors/cm2 with Ct compensating 
donors/cm2 (Fig. 4). Then we may apply the uniform analysis technique 
to each layer. The Arrhenius plot for the first layer is derived 
from the temperature dependence of the number of carriers/cm2, Ps in 
p 
the layer. Similarly, the Arrhenius plot for the second layer is 
produced from the temperature behavior of Pst· Note that the 'knee' 
in both curves is determined by the corresponding compensation in each 
layer (see Fig. 4). Since the layers cannot be physically separated, 
we are unable to directly measure Psp and Pst· As a result, we must 
interpret surface measurements made on the sample as a whole. Such 
measurements yield an effective surface carrier concentration Ps which 
is related to PS and PS by p t 
PS = 
r spµP + P stµt] 2 
( 15) r Spµ/ + p s//] 
where µp and µtare the carrier mobilities in each layer. However, 
-17-
Fig. 4 The effect of nonuniform doping and the presence of a compensa-
tion profile in a semiconductor is illustrated by a two layer model. 
The first layer is assumed to contain Pp acceptors/cm2 with Cp compen-
sating donors/cm2, while the second Pt acceptors/cm2 with Ct compensa-
ting donors/cm2 as shown in the insert. The figure shows the temperature 
dependence of the surface carrier concentration (solid lines) for each 
layer. Note the sharp compensation 'knee' in each curve. The dashed 
line represents the temperature dependence of the effective surface 
carrier concentration Ps obtained from measurements on the combined struc-
ture. Obviously, interpretation of an experimental Ps curve is impos-
sible unless the doping and compensation profiles are determined. 
Numerical values on the axes are for qualitative understanding only. 
-18-
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we cannot analyze the Arrhenius plot of Ps versus 1/T unless 
several assumptions are made about the nonuniform sample. For 
example, models (like this one) must be made of the carrier 
concentration and mobility profiles. 
In order to avoid the difficulties of interpreting plots of 
effective quantities it is necessary to determine the actual density 
and mobility distributions for each sample. In the last section, 
a differential analysis procedure was described for measuring these 
profiles by performing Hall effect and sheet resistivity measurements 
as a function of layer removal (stripping). The strips must be made 
thin enough so that each layer removed can be assumed to have a 
unifo~m acceptor concentration and compensation profile (Fig. 5). 
Knowing the thickness d of a stripped layer, we can determine the 
number of carriers/cm3, p, and the carrier mobilityµ in the layer. 
(½) 
[P51 11 1 - p 52112]2 
p = 
[Ps / 2] - Ps/2 l l 
( 16) 




rs, 11, - p 11 ] 52 2 
( 17) 
Here Ps and µl are the effective surface carrier concentration and 
l 
mobility measured before layer removal, while P
5 
and i.i 2 are the 2 
corresponding quantities observed after layer removal. However, it 
is apparent that since the effective quantities will change very 
-20-
Fig. 5 The differential analysis method for analyzing Hall measurements 
on nonuniform doped specimens. A typical nonuniform acceptor and com-
pensation profile is shown in the insert. Measurement of the effective 
surface carrier concentration (dashed lines with values on left axis) 
and mobility as a function of layer removal allows one to compute the 
number, p, of carriers/cm3 and the carrier mobilityµ in the stripped 
layer (see relations given). Slope analysis of the Arrhenius plot of 
p versus 1/T (solid line with values on right axis) yields the acceptor 
ionization energy and the number of compensating donors/cm3 in the 
removed layer. Numerical values on the axes are for qualitative 
understanding only. 
-21-

















E ',s, E 
u 
1011 Ps" ," 10'5 
u 
'-.... " U) Cf) 0::: 
2 " 
0::: 
w '' w -0::: ' " 0::: 0::: '\ '\ 0::: <[ 
1d 10
14 <[ u ' u ...__ \ " ...__ Cl.Cl) 0. \'\ 
2 
\ '\ 
109 -( J_) (Psi fl-1 -Ps2 fl-2l \ \ 1013 
P - d 2 2 \ \ 
(Psi fl-1-Ps2 fl-2) 
\ \ 
108 
(Ps, µ..f -Ps2 fl-22) \ \ 
1012 µ. = 




2 4 6 8 10 12 
I 0 3/T, (°K-1) 
Figure 5 
-22-
little after a given layer removal, small errors in these quantities 
will result in large errors in the computed layer carrier density 
and mobility. Hence accuracy is imperative. 
If surface measurements are performed as a function of tempera-
ture after each layer removal, the above analysis can be used to 
derive Arrhenius plots of carrier concentration versus 1/T for each 
layer (see Fig. 5). Thus, we can determine the dopant ionization 
energy and the number of compensating donors/cm3 in each layer. 
2.3 Experimental Procedure 
2.3.1 Implantation and Sample Preparation 
The semiconductor substrates used in ion implantation 
studies should be of high quality with low defect concentration. The 
presence of electrically inactive impurities and crystallographic 
defects may influence the behavior of the implanted layer. During 
sample preparation, it is necessary to heat the implants to high 
temperatures. As a result, the originally inactive impurities or 
defects might become electrically active. 
The sample preparation prior to ion implantation is vital for 
the fabrication of uniform implanted layers. Before implantation, 
the substrate should be thoroughly cleaned (organic scrub followed 
by a hydrofluoric acid etch) to remove surface impurities. A thin 
residue left on the sample surface could result in a non-homogeneous 
implanted region. 
. . . d. d . d t · 1 b M t l (22 ) The 1mplantat10n process ,s 1scusse ,n ea, Y ayer, e a . 
In brief, it consists of scanning a narrow beam of high energy ions 
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across a sample surface. By such methods, ions are implanted into 
the substrate producing a doped layer that is uniform over a large 
area. 
There are several parameters that can be varied during implanta-
tion: implant energy, ion dose, substrate temperature and substrate 
crystallographic orientation. The implant energy detennines the 
penetration depth of the implanted ions in the substrate. Theory 
developed_ by Lindhard, Scharff, and Schi¢tt(23 ) describes the profile 
of the implanted ions. The profiles are Gaussian with the peak depth 
and width dependent upon implant energy, ion mass, and substrate mass. 
Implant energies generally range from 40 to 400 keV producing ion 
penetration depths from .05µ to lµ. 
The ion dose is a critical parameter·in the evaluation of 
implanted layers. For most investigations, the implant dose is in 
the region of 1012 to 1015 ions/cm2. However, for ionization energy 
studies, the dose should be low enough so as not to result in energy 
level broadening. To avoid a reduction in the ionization energy, 
the maximum doping concentration should be kept below 1017 atoms/cm3 
in the implanted layers. 
Substrate temperature can strongly influence the electrical actiV_ 
ity of the implanted layer. In silicon, hot implantation generally 
results in lower electrical activity. (22 ) However, as we will see in 
Part II of this thesis, hot implantation in GaAs produces much higher 
electrical activity than room temperature implantation. 
-24-
The crystallographic orientation of the substrate to the 
incident ion beam can drastically affect the implant profile. If 
the beam is aligned with a major crystallographic axis, ions may 
penetrate 10 times the depth observed in samples with a random 
orientation. ( 22 ) The resulting ion distribution is called a 
channeled profile. In some cases, the profile almost resembles a 
step function: a profile much different from the Gaussian observed 
for implants not aligned (random orientation). 
During implantation lattice disorder is created as the implanted 
ions come to rest in the crystal. In order to characterize the 
electrical behavior of implanted layers, the crystallinity must be 
restored. High temperature anneal has been successful at reducing 
the radiation damage and producing conductive layers. Samples are 
generally annealed in a quartz tube furnace with a flowing inert gas 
such as Ar or N2. However, precautions should be taken to be sure 
the furnace is not contaminated. Typical implant doses represent 
less than a monolayer, and hence, contaminants could easily influence 
the electrical behavior. Samples are usually annealed in the range 
of 600 to 1000°c for less than 15 minutes. 
After anneal, the Hall pattern is defined on the implanted surface. 
Conventional photoresist and etching techniques were used in this 
work to fabricate the van der Pauw mesa (see Fig. l). 
2.3.2 Layer Removal Technique 
Anodic stripping operations~O) were utilized to remove 
uniform silicon layers, i.e. silicon dioxide was anodically grown 
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and then removed by etching. The anodizing was performed in a 
teflon beaker containing the anodic solution (97% N-methylacetamide, 
2% deionized water, and 1% potassium nitrate by weight). The area 
of the anodic oxide was defined on the sample with a vinyl mask. Care 
was taken to not etch the contact pads or the channels connecting 
them with central Hall disk. 
The masked sample was then secured below a hole in the bottom 
of the teflon beaker. The anodization was carried out with a constant 
current density of 9 ma/cm2 in the presence of high intensity light. 
Ellipsometry measurements were used to determine the thickness-voltage 
dependence. Oxide thicknesses were found to be reproducible to within 
+ 5%. The oxide layer was stripped with concentrated hydrofluoric 
acid (HF). The amount of silicon removed was assumed to be 43% of 
the anodic oxide thickness. This was verified for thick anodic layers 
(1550~) by performing interferometry measurements on the silicon step 
after oxide removal. (24 ) 
2.3.3 Electrical Measurements 
Hall effect and sheet resistivity were measured as a 
I 
function of temperature using a heat exchange, gas flow liquid 
nitrogen cryostat. The controller and platinum sensor maintained set 
temperatures to within,=!:_ .2°K. The Hall electronics has been described 
in a previous publication. (lO) Essentially it contains a constant 
current generator, an electrometer, and a simple means for choosing 
contact combinations. To generate the Hall voltage, a 4000G regulated 
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field electromagnet was employed. Measurements were performed 
using pressure contacts to the implanted layers. Before each measure-
ment, the pressure contacts were adjusted to achieve ohmic behavior 
for currents passing through the implanted layer. 
2.4 Experimental Considerations 
There are several sources for measurement error associated with 
differential Hall effect analysis. They should all be recognized 
and attempts made to minimize their effects. 
The Hall effect is not the only source of an induced voltage 
resulting from the application of a magnetic field. Other galvano-
magnetic and thermomagnetic effects (Nernst, Righi-Leduc, magneto-
resistance, and Ettinghausen effects) exist. (ZS) However, by using 
a symmetric van der Pauw pattern and performing Hall measurements 
for all configurations of current and B-field, these effects can be 
eliminated. 
In general, the Hall voltage is linear in applied magnetic field, 
but for very small or large B fields,the voltage becomes field 
independent. (25 ) The nature of this variation is influenced by the 
dopant species and its concentration in the sample. As a precaution, 
the Hall voltage should be measured for several current and B-field 
values. 
The condition of the sample surface may strongly influence the 
measurements. Silicon has a surface state concentration of l - 5 x 1011 
states/cm2. (25 ) Different surface treatments on implants with low values 
of Ns can result in large changes in the electrical activity. For 
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example, a silicon sample implanted with 1013 Te/cm2 and annealed to 
800°C had Ns values ranging from 1.2 x 1012 to 2.0 x 1012 electrons/cm2 
depending on surface treatment (See Fig. 6a). The electrical activity 
was also observed to vary as a function time for this sample (Fig. 
6b). Variations like these can be disastrous for differential Hall 
effect measurements. High energy implants may offer a solution to 
this problem in that larger doses may be implanted while keeping the 
volume concentration in the layer below impurity banding values. 
In cases where low electrical activity is encountered, care should 
be taken to passivate the sample surface before each measurement. 
(For example, by leaving the anodic oxide on the sample surface 
during measurement). 
Accurate measurements depend upon having good isolation between 
the implanted layer and the substrate. Poor etching procedures, 
mechanical damage, or surface contamination can result in high leakage 
currents on the periphery of the mesa structure. Physical punch-
through of the junction can occur if too much pressure is applied to 
the contact probes. Also, if alloyed metal films are used for 
contacts, the isolating junction can be shorted by the penetration 
of the metal during alloy. Consequently, the isolating junction 
should always be examined prior to measurement. 
Uniform layer removal is essential for the determination of 
ionization energies in implanted samples. Anodic stripping techniques 
can be employed to remove uniform layers from a silicon substrate. 
However, if large anodic sections (> 600~) are taken, the silicon 
surface becomes rough and pitted. Figure 7 shows the surface of a 
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Fig. 6 (a) Influence of surface treatment on the surface carrier 
concentration for a silicon sample implanted with 1013 Te/cm2; (b) 
Variation of the surface carrier concentration in this sample as 
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Fig. 7 Scanning electron microscope photograph of the silicon surface 
after 4500 ~ of silicon have been removed by anodic stripping. 
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0 
sample after 4500A of silicon have been removed with anodic sections 
0 
of 600A or more. Ori gi na lly, the silicon surface was smooth and 
featureless. Differential Hall measurements were performed as a 
function of temperature on this sample. The resulting Arrhenius 
plots of carrier concentration versus 1/T actually displayed a carrier-
type change after several layers had been removed. To avoid such 
complications, differential Hall measurements should only be performed 
0 
with anodic sections of 300A or less. 
-32-
Chapter 3 
INDIUM IMPLANTED SILICON 
This chapter deals with the determination of the indium 
ionization energy and the presence of compensating centers resulting 
from the implantation of indium into silicon. Care was taken to 
avoid impurity banding effects by keeping the implant doses low. 
Also, the samples were fully annealed to reduce the influence of 
radiation damage. Electrical conductivity and Hall effect were 
measured from 100° to 278°K as a function of layer removal. For 
comparison, similar measurements were performed on silicon shallow 
diffused with indium. This was done to verify the analysis technique 
proposed by Johansson, et al. In addition, bulk silicon uniformly 
doped with indium was measured by the conventional Hall method. 
Other investigators have studied indium implants. Recently, 
Garno et al. verified that the atomic concentration profile of indium 
impla~ted into silicon at room temperature obeys the Lindhard-
Scharff-Schi¢tt (LSS) theory. ( 27 ) The anneal behavior of the effec-
tive surface carrier concentration was studied by Bergamini et al. ( 6 ) 
A preliminary discussion of the ionization energy of indium impl-anted 
into silicon was presented by Johansson et al. (io) Backscattering 
measurements by Eriksson et al. were used to determine the lattice 
location of implanted indium as a function of anneal and implant 
dose. (2B) The results and discussions presented in these papers 
were used to guide the experimental technique of this work. 
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3. l Sample Preparation 
Implantations of indium were made at energies between 50 and 80 
keV into 2000 and 20,000 n-cm n-type etch-polished slices of float-
zoned silicon. Ion doses ranged from 5 x 1012 to 5 x 1014 ions/cm2 
with the substrates at room temperature (R.T.). (Implantations were 
performed at the Research Institute for Physics, Stockholm, and the 
Nuclear Research Center, Karlsruhe.) No deliberate attempt was 
made to orient the crystal with the incident beam. 
The shallow diffused samples were prepared following the 
technique of Fuller and, Ditzenberger. (29 ) The indium diffusion 
was conducted at ll00°C for a duration of two hours. The base 
material was 100 n-cm n-type etch-polished, float-zoned silicon. 
After the Hall pattern was placed on the implanted specimens, 
' 
they were annealed at 850°C in a quartz tube furnace with flowing 
argon. Anneal times were thirty minutes for all implants except the 
high dose implant (5 x 1014;cm2), which was annealed for one hour. 
Annealing studies have shown that high temperatures (~850°C) are 
necessary to obtain the maximum surface carrier concentration Ps 
for implanted indium. ( 6 ,lO) Since the supersaturation of indium in 
silicon can occur during diffusion, (29 ) the diffused samples were 
annealed at 900°C for one hour. 
The indium doped Si was obtained from High Performance Technology, 
Inc. The indium concentration was 9 x 1016 atoms/cm3 as determined 
by Hall measurements. The base material was high purity float-zoned 
silicon with less than 1012 compensating donors/cm3. 
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3. 2 Results 
3. 2. l Bulk Doped 
The carrier concentration of the bulk doped sample is 
shown as a function of reciprocal temperature in Fig. 8. The straight 
line behavior of this Arrhenius plot indicates the presence of a 
single energy level with no compensating effects. Upon slope 
analysis, the impurity ionization energy is found to be 160 meV. 
The sign of the Hall effect implies the impurity is an acceptor. 
These results are in agreement with those reported elsewhere for 
indium doped silicon (Table I). 
Figure 8 shows the hole mobility as a function temperature. At 
high temperatures, where lattice scattering predominates, the mobility 
is measured to be proportional to T- 2·4 . This agrees closely with 
the measured temperature dependence of the Hall mobility in p-type 
· 1 . . th . . l d · t · ( 30) s1 icon w1 s1m1 ar oping concen rations. 
3.2.2 Shallow Diffused 
The effective surface carrier concentration Ps for the 
diffused specimen is presented as a function of temperature in 
Fig. 9. The curves correspond to surface measurements taken after 
successive layer removal steps. It is apparent that no meaningful 
energy level determinations may be inferred from these Arrhenius plots. 
This was predicted, as the doping is no longer uniform. However, 
using the analysis technique discussed in the last chapter, the 
carrier concentration/cm3 and mobility can be found in a stripped 










































































































































































































































































































































































































































removal. Figure 9 shows the Arrhenius plots of the carrier 
concentration /cm3, p, versus 1/T for the stripped layers. Energy 
level computations on these curves yield an impurity ionization 
energy of 160 meV. In addition, the Hall sign is that of an acceptor. 
These results are consistent with the bulk doping results. Also, 
the hole mobility in the diffused layers is observed to be in accord-
ance with bulk values (Fig. 8). Hence, the differential analysis 
technique is an accurate method for analyzing nonuniform samples. 
It is interesting to note that the carrier concentration /cm3 
in the second layer is larger than that of the first layer (Fig. 9 ). 
In fact, the numbert of substitutional indium atoms/cm3 present in 
the second layer is 5 x 1018;cm3 compared to 9 x 1016;cm3 for the 
first layer. Such behavior is not characteristic of diffusion. 
However, after the sample had been diffused with indium it was annealed. 
Possibly indium outdiffusion occurred during the anneal. Backenstoss 
has reported that the solid solubility limit for substitutional indium 
in silicon is 4 x 1017 atoms/cm3. ( 3i) Since the indium concentration 
in the second layer obviously exceeds this limit, solubility driven 
outdiffusion is indeed very plausible. 
tThese values were computed by extending the Arrhenius plot to the 
high temperature regime where all of the substitutional indium atoms 
are fully ionized. Only the impurity ionization energy EA, the 
valence band effective density of states Nv, and the carrier concen-
tration p, for a given temperature are necessary to determine the 
impurity's substitutional concentration p0 • 
EA= f (log Nv - 2 log p + log p0 ) 
-37-
Fig. 9 The temperature dependence of the effective surface carrier con-
centration Psis shown as a function of layer removal for the shallow 
diffused sample In-D-12. The carrier concentration pin the removed 
layers was computed by differential analysis and is presented as a 
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Additional evidence for indium supersaturation in the second 
layer is the high compensation (-1016 donors/cm3) exhibited by 
the layer's Arrhenius plot. Then-type silicon base material used 
for the diffusion had a resistivity of 100 ~-cm. Thus, compensation 
should be observed at 5 x 1013 donors/cm3 unless a sizable fraction 
of the indium atom~ are acting as donors. Kaus( 32 ) has proposed that 
substitutional acceptors behave as donors when they are located 
interstitially in silicon. One can speculate that the high inter-
stitial indium concentration arises from the motion of indium atoms 
from substitutional sites to relieve the supersaturated condition of 
the second layer. 
3.2.3 Implanted 
In Fig. 10 the directly obtained quantities of effective 
surface carrier concentration Ps and sheet resistivity ps are plotted 
as a function of reciprocal temperature for a sample implanted with 
l x 1013 ions/cm2. The curves correspond to surface measurements 
taken after successive layer removal steps. As layers are removed, 
the values of Ps decrease while those of Ps increase. These curves 
are typical for the indium implants that were studied. 
To obtain bulk values for the stripped layers, the differential 
analysis method was used to combine successive sets of surface quan-
tities. Figure 8 shows the Arrhenius plots of the carrier concentra-
tion /cm3 versus 1/T for the initial stripped layer of two implants. 
For both specimens, the high temperature portion of the Arrhenius 
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Fig. 10 The temperature dependence of the effective surface carrier 
concentration Ps and sheet resistivity Psis shown as a function of 
layer removal for a typical indium implant. 
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the slope of the low temperature regime is almost double that of 
the high temperature regime. Such behavior is predicted by slope 
theory when compensation is present in indium doped silicon. Thus 
indium implanted in silicon has the same ionization energy as 
indium doped by equilibrium methods into silicon. However, the 
implantation of indium seems to introduce significant compensation 
which does not anneal out of the samples. The temperature dependence 
of the mobility in these implanted layers is also consistent with 
the bulk mobility behavior (Fig. 8). 
Table II sumnarizes the electrical properties observed for 
indium implanted silicon. It is significant that there is a marked 
difference between implanted indium concentration and the electrically 
active indium concentration in the stripped layers. It was first 
thought that the low electrical concentrations were a result of 
outdiffusion during the annealing. However, Garno et al. have measured 
the atomic concentration profiles of implanted indium by means of 
radioactivation analysis and found that no outdiffusion occurs during 
annealing. (27 ) Precipitation must then take place during the 
annealing. This is supported by the indium solubility work of 
Backenstoss. (3l) At indium concentrations higher than 4 x 1017;cm3, 
he was able to detect the precipitation of indium by autoradiography 
and also found that the resistivity became independent of indium 
concentration in this range. The presence of compensation in the 
implanted layers is possibly a result of interstitial indium or 




































































































































































































































































































































































































































































































































































































































































































3.3 Summary of Results 
The validity of the differential analysis technique was 
experimentally confirmed. Determinations of impurity 
ionization energy were made in samples with nonuniform doping 
profiles by performing differential Hall effect measurements as 
a function of temperature. 
Using such a procedure, it was shown that indium has the 
same ionization energy in silicon independent of doping technique. 
An energy level of 160 meV was observed for indium implanted, 
diffused, and bulk doped into silicon. In addition, the hole 
-2 4 . 
mobility was found to be proportional to T · in all three cases. 
Significant compensation was measured in the implanted layers. It 
was speculated that solubility effects were responsible for the 
creation of the compensating centers. 
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CHAPTER 4 
TELLURIUM IMPLANTED SILICON 
In this chapter the electrical behavior of tellurium implanted 
silicon is investigated. Samples were implanted over a wide dose 
range to study the electrical activity as a function of impurity con-
centration. Isothermal anneal cycles were performed to determine the 
anneal temperatures necessary to attain peak electrical activity. 
After anneal, electrical resistivity and Hall effect were measured from 
100° to 278°K as a function of layer removal. Arrhenius plots produced 
by these measurements were used to determine the ionization energy of 
the implanted tellurium. 
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4.1 Sample Preparation 
Implantations of tellurium were made at energies between 100 and 
220 keV into etch-polished slices of p-type float-zone silicon; 
resistivities varied from 10 to 2000 D-cm. Ion doses were between 
4 x 1012 and 1.4 x 1015 Te/cm2 with the substrates kept at room 
temperature. (Implantations were performed at Rockwell International 
Science Center.) No deliberate attempt was made to orient the 
crystal with the incident ion beam. 
After the van der Pauw patterns were put on the implanted 
specimens, they were annealed in a quartz furnace with flowing nitro-
gen. Anneal temperatures ranged from 600 to 1000°C with anneal times 
of 15 to 30 min. 
4.2 Results 
4.2.1 Anneal Behavior 
Figure 11 shows the anneal behavior of the surface carrier 
concentration Ns and effective mobility µe for samples implanted 
with varying doses of tellurium. An amorphous layer was formed in 
the high dose implants and as a result high electrical activity is 
observed for low anneal temperatures. For the low dose implants, 
an anneal temperature of 750°C is required before peak values of 
electrical activity were observed. In both cases, the Ns and µe 
values are fairly constant over the anneal range from 750°C to 900°C. 
Consequently, samples were annealed between 800 and 900°C for energy 
level studies. Above 900°C a drop in the electrical activity occurs 
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Fig. 11 Anneal behavior of the surface carrier concentration Ns and 
the effective mobility µe for silicon implanted at room temperature 
with 220 keV Te ions. 
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4.2.2 Electrical Characteristics 
The directly obtained quantities of effective surface concentration 
and effective mobility are plotted as a function of reciprocal 
temperature in Fig. 12. As expected, the low dose implants have 
Arrhenius plots that have steep slopes indicating the presence of a 
deep level. However, as the dose increases the Arrhenius slope 
becomes smaller. In fact for the sample implanted with 1.4 x 1015Te/cm2, 
the electrical activity is almost independent of temperature. This 
decrease in the Arrhenius slope as a function of ion dose suggests 
the formation of an impurity band( 33 ). 
The effective mobilities behave as one would expect. For the 
low dose implants the mobility is proportional to T-l.S while for 
high doses the mobility is much lower and almost independent of 
temperature. 
Since only qualitative observations can be made from these data, 
differential analysis measurements were performed as a function of 
temperature to determine the tellurium ionization energy. Figure 13 
shows the Arrhenius plots of the carrier density n versus 1/T 
for specimens implanted at several different doses. For the low 
dose sample (4 x 1012 Te/cm2), energy level calculations yield an 
impurity ionization ·energy of 140 meV. In addition, the Hall sign 
was that of a donor. These results are consistent with the bulk 
doping results reported by Fischler. (ll) 
As the ion dose increases, the ionization energy is observed to 
decrease. Simple theoretical models cannot explain this decrease. 



















































































































































































































































































































































































































































































































































































































































































































































































































for deep levels. Recently, however, F. Lee( 34 ) proposed a theoretical 
model involving energy level broadening that explains this effect. 
At impurity concentrations above 5 x 1017;cm3, the impurity level 
broadens due to the overlap of neighboring impurity potential wells. 
Fluctuations in these potentials also contribute to this broadening 
effect and produce a tail on the conduction band density of states. 
At relatively low impurity concentrations the potential overlapping 
is small, and therefore band tail formation and impurity level 
broadening are negligible, i.e. the ionization energy is representa-
tive of tellurium energy level. If the impurity concentration is 
high, the smear of the band edge and the broadening of the impurity 
level combine to create an apparent reduction in the ionization 
energy. 
The temperature dependence of the mobility in implanted samples 
is presented in Fig. 13. These curves agree closely with mobility 
plots for bulk doped silicon(
3
0) of similar carrier concentration 
(arsenic doping). For samples with a carrier concentration above 
l x 1018 electrons/cm3 the mobility is low with almost no 
temperature dependence. The lower doped samples exhibit a temperature 
dependence characteristic of lattice scattering. 
The differential values of electron density at room temperature 
are plotted as a functior. of tellurium concentration in Fig. 14. 
The values of the tellurium concentration were calculated by LSS 
theory using the implant dose and energy. At concentrations below 
1017 Te/cm3 there is a one to one correspondence between the 















ELECTR0NS/CM 3 AT R.T. vs Te/CM 3 
TA= 800-1000 °C 
101s 1019 1020 
n0 (Te/CM
3 ) 
Fig. 14 Electron density at room temperature versus the tellurium 
concentration in tellurium implanted silicon. The tellurium 
concentration values were calculated by LSS theory using the implant 
dose and ion energy. 
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this tellurium density, the electron concentration only increases as 
the square root of the impurity concentration. Originally this behavior 
was thought to be the result of solubility effects. However, the 
energy level broadening theory also explains this behavior. 
4.3 Summary of Results 
Tellurium was found to behave as a donor with an energy level 
of 140 meV in ion implanted silicon. For r.oom temperature electron 
densities above 1017 carriers/cm3, the ionization energy was observed 
to decrease. In fact, at a concentration of 4 x 1018 ~lectrons/cm3 
the carrier density became independent of temperature. In conjunction 
with this decrease in the ionization energy, the doping efficiency 
of the ion implanted tellurium was observed to fall off for concen-
trations in excess of 1017 Te/cm3. Both the decrease in the ioniza-
tion energy and the doping efficiency may be attributed to energy level 
broadening effects. 
The temperature dependence of the mobility was consistent with 




The validity of the differential analysis procedure was 
experimentally established. The indium ionization energy was deter-
mined in samples with nonuniform doping profiles by performing 
differential Hall effect measurements as a function of temperature. 
An energy level of 160 meV was observed for indium implanted, diffused, 
and bulk doped into silicon. 
By using the differential analysis technique tellurium was 
found to behave as a donor with an energy level of 140 meV in ion 
implanted silicon. However, a decrease in both the ionization energy 
and the doping efficiency was noted for samples with impurity 
densities above 1017 Te/cm3. These effects were attributed to energy 
level broadening effects (theory by F~ Lee( 34 )). 
The differential layer procedure facilitates the investigation 
of the electrical properties of dopants that can only be introduced 
into silicon through implantation. Hence, the properties of several 
new dopants may be studied. However, care must be taken to avoid 
impurity banding effects by keeping the implant doses low. For n-
type implants, it has been found that surface states tend to influence 
the electrical measurements when the implanted dose is less than 
1013 ions/cm2. High energy implants offer a solution to this problem 
in that larger doses may be implanted while keeping the volume 
concentration in the layer below impurity banding values. 
In addition, anodic stripping has been found to create pits in 
-54-
0 
the silicon surface if sections larger than 600A are taken. The 
differential analysis procedure relies on the ability to remove 
uniform layers from a sample surface. Hence, if meaningful measure-
ments are to be taken, layer removal should be performed with anodic 
0 
sections of 300A or less. 
In light of these difficulties, the differential Hall analysis 
technique may not be the most ideal method to determine energy 
levels of ion implanted species. Recently, Fahrner and Goetzberger( 35 ) 
demonstrated the feasibility of a metal-oxide-silicon (MOS) capaci-
tance technique which greatly simplifies the investigation of deep 
levels in silicon. It is based on the transformation of bulk levels 
into surface states which then can be measured by conventional MOS 
capacitance techniques. The species to be investigated is ion 
implanted into the Si-Si02 interface so that the peak of ion distri-
bution coincides with the interface. The bulk energy level of the 
species is then reflected as a surface state energy. Using this 




THE FABRICATION OF N-TYPE LAYERS IN GaAs 




After its initial success in silicon, ion implantation has 
been considered as a doping process for gallium arsenide. Diffusion 
of impurities, particularly n-type dopants, in GaAs is difficult to 
control due to surface deterioration and other problems which arise 
at diffusion temperatures. Epitaxial methods, while successful, are 
also hard to control and cannot produce uniform layers less than a few 
microns in thickness. Ion implantation, on the other hand, promises 
the accurate control of the doping process and lends itself well to 
mass production. 
Over the past several years, there has been considerable 
effort devoted to the fabrication of microwave transistors in gallium 
arsenide. Because of the high electron mobility, GaAs microwave 
transistors should have cut-off frequencies equal to seven times those 
of their silicon counterparts. Not long ago, the fabrication of a 
50 GHz GaAs Schottky barrier field effect transistor (MESFET) was 
announced. ( 36) The device was constructed by epitaxial methods; the 
channel was 1500A thick with a carrier concentration of 1017 
electrons/cm3. Even though the operation of this device was not 
optimal, it demonstrated the feasibility of GaAs as a material for the 
production of microwave transistors. However, unless another method 
is found to create submicron n-type layers of GaAs, the production 
costs of GaAs MESFETs may be prohibitive. 
The doping of GaAs by ion implantation has been investigated 
-57-
by several workers. ( 37 -46) The results of the implantation of p-type 
dopants into GaAs are summarized in Table I. Some of the initial 
efforts were performed without encapsulating the samples during 
anneal. The resulting doping efficiency was quite low with 10% 
efficiency obtained for zinc implants and 2% for cadmium implantation. 
Coating the samples with a protective layer of Si02 before anneal 
produced almost 100% doping efficiency for zn, Cd, Mg, and Be im-
plants. Peak carrier concentrations were consistent with those which 
can be achieved by the introduction of these dopants during the growth 
process. 
However, the carrier concentration profiles were much broader 
than predicted by LSS theory suggesting the occurrence of enhanced 
diffusion during the anneal. ( 42 ) In addition, for Zn and Cd implan-
tation inn-type substrates, a semi-insulating layer extending 
several microns in the samples remained after high temperature 
anneal. ( 46) The formation of this intrinsic region was attributed to 
a deep diffusion of compensating defects during implantation or sub-
sequent anneal. 
In contrast top-type implantation, the electron concentra-
tions achieved by implanting n-type dopants have generally been at . 
least an order of magnitude lower than those which can be obtained by 
doping during growth (see Table II). Most of the investiga-
tions were performed by room temperature implantation followed by 
anneal with a Si02 protective coating on the samples. The doping 
efficiencies were usually less than 10% and the dopant profiles 




































































































































































































































































































































































































































































































































the implantation temperature was elevated. Zelevinskaya and 
Kachurin( 43) reported no difference could be detected between 
germanium room temperature implants and 500°C implants, while Foyt, 
et ~l. (44) observed an increase in selenium doping efficiency from 
15% to 50% for the same implant temperatures. Bicknell, et al. (45) 
also observed an increase in doping efficiency as a function of 
implantation temperature for tellurium implanted GaAs. Furthermore 
the peak carrier concentrations approached those which can be achieved 
by doping during growth. 
The initial efforts at implanting GaAs indicated that it 
was necessary to encapsulate the implants during anneal to ensure 
high doping efficiency. The surface of unprotected samples suffered 
deterioration as a result of GaAs disassociation at elevated tempera-
tures. In fact, it has been shown that there is a pronounced release 
of arsenic from implanted surfaces at temperatures as low as 300°C. (47) 
For n-type implantation, it was noted that by elevating the 
implant temperature increased doping efficiencies could be attained. 
Implant damage studies have shown there is a corresponding decrease 
in the amount of disorder produced during implantation. ( 4B) 
In an effort to obtain better results from the implantation 
of n-type dopants into GaAs, we have examined the effects of increas-
ing the implant temperature and changing the protective layer used 
during anneal. We decided to study the effect of varying the 
implant temperature since initial work( 44) indicated that room 
temperature implantation results in lower electrical activity than 
hot substrate implantation. Channeling measurements were used to 
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determine the lattice damage as a function of implant temperature. 
After implantation, a protective dielectric coating was sputtered on 
the samples to prevent the GaAs from disassociating during the 
anneal. In view of the fact that gallium readily diffuses through 
Si o2 at typi ca·1 GaAs annea 1 temperatures, ( 
49 ) it became imperative 
to change the protective coating. The protective qualities of three 
dielectrics (Si02, Si 3N4, and AlN) were compared. Anneal temperatures 
ranged from 750°C to 950°C. Since backscattering techniques are not 
sensitive enough to detect defect concentrations less than 1019;cm3 
(using double alignment techniques), ( SO) photoluminescence spectra 
were taken to indicate relative defect densities in the annealed 
specimens. The electrical characteristics of the implants were 
analyzed by Schottky barrier capacitance-voltage and Hall effect 
measurements. Sequential Hall measurements in conjunction with layer 
removal (differential Hall measurements) were used to determine the 
carrier concentration and mobility profiles in the implanted layers. 
In addition, junction capacitance-voltage and current-voltage 
measurements were performed to evaluate the quality of implanted 
diodes. Tellurium was chosen as the implanted dopant so as to facili-
tate the study of the lattice location and depth distribution of the 




2.1 Sample Preparation 
Different GaAs substrates were used: boat grown Cr-doped 
semi-insulating material for measurements by backscattering or Hall 
effect methods, p-type GaAs for Hall and junction measurements, and 
n-type epitaxial layers for capacitance-voltage and photoluminescence 
measurements. The p-type GaAs was cadmium doped and had a measured 
carrier concentration of 2.3 x 1017 holes/cm3 with a mobility of 
196 cm2/v-sec. Substrates were first lapped, mechanically polished 
with an 0.3µ alumina, and then chemi-mechanically polished in a solu-
tion consisting of Cabosil, H20, and H2o2 on a vibratory polisher. 
Following this, the samples were organically cleaned and etched for 
one minute in a 3 part H2so4, l part H2o2 and H2o solution to remove 
work damage. 
The implant procedure is illustrated in Fig. l. Implantations 
of 220 keV tellurium were performed with the incident beam at least 
10° from any low index axis. Ion doses ranged from 3 x 1013 to 
l x 1015 Te/cm2 with the substrates at temperatures varying from room 
temperature to 350°C. In some cases, an additional implant was made 
at 60 keV with a dose one-third the 220 keV dose. 
After implantation, 2000-4000 A of dielectric (Si02, Si 3N4, 
* or AlN) was deposited on the samples by sputtering or plasma vapor 
* Implantation and dielectric deposition were performed at the 









Fig. 1 The three basic steps of the sample preparation procedure 
are illustrated. 
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deposition techniques. The samples were then annealed to 750-950°C 
for 15 minutes in either vacuum ampoules (Chapter 3) or a flowing 
hydrogen ambient (Chapter 4). Hydrofluoric acid was used to remove 
the dielectric layer after the anneal. Photoresist lifting techniques 
were employed to make Ohmic contacts to the implanted layers. A 
400 A layer of Au-Ge (12 weight percent Ge), followed by a 500 i 
layer of Ni was evaporated on the resist coated implants. Thin films 
of Au-Ge were chosen to avoid shorting theimplanted junction as Au-Ge 
is known to penetrate deep into GaAs during alloy(51 )The contacts were 
alloyed at 450°C for 2 minutes in a hydrogen atmosphere. 
Mesa etching was used to define the Hall effect structure on 
the GaAs surface. The mesa mask used in Chapter 3 was the van der 
Pauw pattern presented in Part I of this thesis. In Chapter 4, a 
more complicated set of masks was utilized to fabricate various size 
diode structures in addition to the Hall structure (see Fig. 2). 
Additional contact pads were provided on the van der Pauw pattern 
to insure the existence of four Ohmic contacts for Hall measurements. 
Back contact to the implanted diodes was made with In-Ga. 
2.2 Analysis Techniques 
2.2.l Backscattering Techniques 
The physical properties of the implanted layers and the various 
dielectric coatings used during annealing were investigated by 
backscattering of high energy He+ ions, combined with channeling 
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Fig. 2 Photographs of the contact mask (a) and the mesa mask (b) used 
in Chapter 4 to fabricate Hall patterns and various size implanted 
diodes. 
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effect measurements.t( 52 ,53 ) The energy distribution of the 
backscattered particles was recorded with a surface barrier detector 
of 16 keV resolution. Standard electronics, including a pulse pile-
up rejection system, fed pulses to a 512-channel pulse-height 
analyzer. The energy-to-channel-number conversion, typically 3.5 keV 
per channel, was calibrated by scattering from Si, V and Au targets. 
The energy spectrum of backscattered He+ ions provides mass, 
depth, and composition information on the sample studied( 52 ,53 ). 
The atomic masses of elements present in a thin target are reflected 
by the energy positions of their respective backscattering peaks 
(scattering kinetics). For a sample thicker than a few hundred 
Angstroms, the signal produced by a given element is broadened toward 
lower energies by an amount proportional to the sample thickness. 
The height of an elemental peak is directly related to the concentra-
tion of that element in the sample. If the concentration of an 
element varies as a function of depth in a sample, the backscattering 
signal height will vary proportionally. 
Channeling techniques can be used to study the lattice location 
and the resulting lattice damage of ion implanted species. (SO ) In 
brief, the technique involves 'determining the scattering yield from 
an implanted layer when the incident beam is aligned with a major 
crystallographic axis, and comparing it with the random yield (beam 
tMeasurements performed using the 3 MV accelerator at the Kellogg 
Radiation Laboratory (Caltech) and the Rockwell International 
Science Center accelerator. 
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enters along a non-aligned direction). The fraction of impurity 
atoms located off lattice sites is given by the ratio of the aligned 
impurity signal area to the random impurity signal area. The 
relative amount of disorder present in a sample is proportional to 
the same ratio for the substrate disorder peak. 
2.2.2 Hall Effect Techniques 
Hall effect and sheet resistivity were measured at room tempera-
ture using the van der Pauw configuration (see Part I, 2. l). In 
some cases, differential Hall effect measurements (Part I, 2.1) were 
performed in conjunction with layer removal to determine the carrier 
concentration and mobility profiles in the implanted layers. Since 
the anodic oxidation technique used in silicon cannot be applied to 
GaAs, chemical etching procedures were utilized. Thin layers were 
stripped from the implanted surface by etching the sample in a solu-
tion of equal parts -H2so4 and H2o2 to 100 parts H2o. The etch rate 
was approximately 300 A/min. During the etch, the contact pads and 
channels to the Hall pattern were protected by black wax. The 
thickness of the removed layers was calculated by performing inter-




INFLUENCE OF IMPLANTATION TEMPERATURE AND 
SURFACE PROTECTION ON TELLURIUM IMPLANTATION IN GaAs 
In this chapter the effect of elevating the implant temperature 
and changing the protective coating used during annealing is analyzed 
for tellurium implanted gallium arsenide. 
Channeling measurements are used to detennine the lattice damage 
as a function of implant temperature. The protective qualities of 
Si02 and Si 3N4 are compared by backscattering and photoluminescence 
techniques. The electrical properties of the implanted layers are 
analyzed by Hall effect and Schottky barrier capacitance-voltage 
measurements. 
3. 1 Physical Properties 
3.1.1 Lattice Disorder vs. Implant Temperature 
In Fig. 3a, 400 keV channeling spectra are shown for tellurium 
implanted GaAs as a funct-ion of implant temperature. The samples 
were not annealed before the channeling measurements were performed. 
The GaAs substrates were implanted with a flux of about l µA/cm 2 of 
220 keV Te to an integrated dose of 1015 Te/cm2. The dashed line in 
Fig. 3 indicates the random yield. The damage peak is found in the 
aligned GaAs spectrum close to the GaAs edge. At implant tempera-
tures of l40°C and below, the implant damage is so large that the 
aligned spectrum merges with the random spectrum. In contrast, the 
aligned spectrum for the l60°C implant is almost identical to that of 
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Fig. 3 Study of lattice disorder produced in tellurium implanted GaAs 
is a function of implant temperature. (a) Random and <110> aligned 
spectra of 400 keV He ions backscattered from GaAs samples that have 
been implanted at various temperatures. (b) The relative amount 
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the unimplanted sample. -71-
The relative amount of disorder in each sample was computed from 
the area under the damage peaks and is presented as a function of 
implant temperature in Fig. 3b. Up to an implant temperature of 140°C, 
the channeling measurements indicate that an amorphous layer had been 
formed. Around 150°C, there is a large decrease in the amount of dis-
order and at a temperature of l60°C the disorder has almost vanished. 
Similar results have been noted by Whitton and Bellavance( 48 ) for 
sulfur implantation in GaAs. 
Figure 4 compares the 2 MeV channeling spectra for two samples 
implanted at elevated temperatures. In both cases the damage peak is 
almost nonexistent. Most important, however, is the low aligned 
yield in the tellurium peak. This indicates that most of the tellurium 
in the unannealed samples is located along <110> rows, and therefore, 
is probably substitutional. 
3.2.2 Diffusion Problems During Anneal 
The gallium masking qualities of Si02 and Si 3N4 are compared in 
Fig. 5. Two silicon samples, one coated with Si02 and the other 
Si 3N4, were placed in a vacuum ampoule with a small amount of gallium 
and heated to 800°C for 30 minutes. After heating, backscattering 
measurements were performed to determine the gallium profiles in the 
dielectrics. As expected, gallium readily diffused through the Si02 
layer. However, there was little, if any, diffusion of gallium into 
the Si 3N4 layer. 
Additional measurements by Chu, et al. ( 54 ) have indicated that 
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Fig. 4 Random and <110> aligned spectra of 2 MeV He ions back-
scattered from two GaAs samples implanted at elevated temperatures 
with Te. 
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Fig. 5 Gallium diffusion through Si02 and Si 3N4. Analysis by 2 MeV He ion backscattering. 
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arsenic does not diffuse through either Si02 or Si 3N4. 
The out-diffusion of implanted tellurium in GaAs is shown in 
Fig. 6. The GaAs substrate was implanted at room temperature with a 
dose of 1015 Te/cm2. Si02 was used as the protective coating during 
the 15 minute anneal at 800°C. Again, backscattering techniques were 
used to determine the impurity profile. The as-implanted profile has 
a peak depth that agrees closely with the value of 550 ~ predicted by 
LSS theory(55 ) for 220 keV tellurium implanted GaAs. During the 
anneal, some tellurium clearly out-diffuses and collects on the 
sample surface. 
On the other hand, no motion is noted in the tellurium profile of 




during a 900°C anneal. The back-
scattering spectra of three different samples is presented in Fig. 7 
as a function of heat treatment during and after implantation. The 
Te dose in the 900°C anneal sample was appreciably smaller than in 
the other two implants. Because of this low dose, the peak to back-
ground ratio is small. However, when this fact is taken into account, 
the width of the Te distribution is approximately equal to those of 
the other two implants. 
3.1.3 Defects in Annealed Implants 
Figure 8 shows photoluminescence spectra obtained at 77°K with 
the use of illumination from a He-Ne laser. The peak at 8200 A is 
due to band-to-band recombination. Samples implanted at 150°C and 
annealed at 750°C had a band-gap intensity about the same as for an 
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Fig. 6 Tellurium out-diffusion during anneal in a room temperature 
implant coated with Si02. Analysis by backscattering. 
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Fig. 7 Random and <110> aligned spectra of 2 MeV He ions backscattered 
from Te atoms implanted in GaAs. Three spectra are presented as a 
function of sample heat treatment during and after implantation. 
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Fig. 8 Photoluminescence spectra for Te implanted GaAs annealed at 
750°C. Two spectra are presented as a function of implant temperature 
and dielectric coating. 
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temperature implants annealed at the same temperature (see Table III). 
This indicates that the annealing to 750°C of samples implanted at 
l50°C is sufficient to remove most of the defects which quench the 
photoluminescence, whereas this is not the case for room-temperature 
implants. 
The broad peak observed at lµ is a frequently observed peak 
attributed to a gallium-vacancy-Te complex (VGa TeAs). ( 56 ) The 
intensity of this peak is much higher relative to the band-gap peak 
for all samples annealed with Si02 on the surface compared to those 
with Si 3N4. In a sample implanted at l50°C and annealed with a 
Si02 coating, this peak was approximately 20 times as intense as in 
the sample implanted at l50°C and annealed with a Si 3N4 protective 
coating (Fig. 8). The observation of enhanced gallium vacancy forma-
tion with Si02 on the surface during annealing is consistent with 
our backscattering results on the diffusion of Ga in Si02. 
3.1.4 Summary of Results 
The implantation of tellurium into a hot GaAs substrate has 
been shown to result in reduced lattice disorder compared to room 
temperature implantation. During anneal, the out-diffusion of 
tellurium was observed in a room temperature implant coated with Si02. 
No motion was detected in the tellurium profile of a 350°C implant 
coated with Si 3N4 during anneal. 
Silicon nitride was shown to be an excellent mask against Ga 
out-diffusion during anneal. In contrast, Ga readily diffused through 
































































































































































































































































































were found in the implanted layers annealed with a Si02 protective 
coating. 
This suggests that higher electrical activity should be observed 
in hot implants annealed with a Si 3N4 protective layer compared to 
room temperature implants annealed with a Si02 coating. 
3.2 Electrical Measurements 
Schottky barrier capacitance-voltage measurements( 57 ) have been 
made to determine the electron concentration profile in the samples 
used for the photoluminescence measurements. For all samples im-
planted at room temperature, the electron concentration was substan-
tially lower than the original concentration to depths of ~3µ. 
In contrast, no high-resistance layers were observed for 150°C 
implants, and the doped region merged smoothly into the epitaxial 
layer background doping. 
In Table IV, the electrical activity of the implanted layers 
is presented as a function of implant temperature and protective 
coating. Hall effect techniques were used to measure the surface 
carrier concentration in the implants. The samples were implanted 
with a dose of 1014 Te/cm2 and annealed at 750°C for 15 minutes. 
No electrical activity was detected in the room temperature implants, 
and very little detected in the l50°C implants coated with Si02. 
Only the 150°C implants which were annealed with a Si 3N4 protective 
layer exhibited any sizable electrical activity. The maximum doping 
efficiency observed was 7%. 
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TABLE IV 
Electrical Activity of Tellurium Implanted GaAs 
Implant(a) Protective Surface Carrier 
Temperature (°C) Coating(b) Concentration, 
N (cm-2) s 
23 Si02 (c) 
23 Si 3N4 (c) 
150 Si02 6 X 10
11 
150 Si02 7 X ,all 
150 Si 3N4 6 X 
l O 12 
150 Si 3N4 7 X 10
12 
150 Si 3N4 3 X 10
12 
(a) Implant dose: 1 x 1014 Te/cm2. 
(b) Implants were annealed at 750°C for 15 min. 
(c) Capacitance-voltage measurements indicated that the carrier 
density was below 1016 electrons/cm3 (the electron density of 
the substrate). 
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In an effort to improve the doping efficiency, the implantation 
temperature was increased to 350°C and the anneal temperature raised 
to 900°C with a Si 3N4 coating on the implants. For comparison, 
electrical measurements were also performed on samples annealed to 
750°C. The dependence of the surface carrier concentration on ion 
dose is shown in Fig. 9. The lower dashed line represents the 750°C 
anneal results and the upper dashed line, the 900°C results (the 
low points were obtained on samples with poor nitride adhesion). 
Clearly, the higher anneal temperature gave more electrical activity. 
In one sample implanted with a dose of 3 x 1013 Te/cm2 and subsequently 
annealed to 900°C, a 50% doping efficiency was attained. 
For the 900°C results, one notices that for doses larger than 
l x 1014 Te/cm2, there is no increase in electrical activity above 
3 x 1013 Te/cm2. Similar behavior has been observed for p-type 
implantation in GaAs and is usually indicative of solubility effects. (38 ) 
Sequential Hall effect measurements in conjunction with layer 
removal were used to determine the carrier concentration profile in a 
sample implanted with 1 x 1014 Te/cm2 at 350°C (Fig. 10). The sample 
was coated with 300A of Si 3N4 during implantation to avoid disasso-
o 
ciation effects and subsequently annealed to 950°C with a 2000A 
coating of Si 3N4. As expected, the peak in the carrier concentration 
0 
was shallow due to the 300A pre-implant nitride. The peak carrier 
concentration was 8 x 1018 electrons/cm3; a value approximately equal 
to the maximum electron concentration which has been attained by 
doping GaAs with tellurium during growth. (S8 ) However, the mobility 
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Fig. 9 The measured number of electrons/cm2 in Te implanted GaAs 














1019 _____________ .-----~-----, 
• 
1018 • 
• • • 
• 
• 
GaAs(Te) PROFILE MEASUREMENT 
1014- 220keV Te/cm 2 
ANNEALED 950° 
Si 3 N4 DIELECTRIC COATING 
1017 ~---.....,__ ______________ __._ __ _ 
0 200 400 600 800 1000 
0 
DEPTH (A) 
Fig. 10 The electron concentration profile for a GaAs sample implanted 
with 1 x 1014 Te/cm2 at 350°C through a 200~ Si N layer. The sample 
was annealed at 950°C for 15 min. prior to diff~r~ntial Hall measure-
ments. 
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3.3 Silicon Nitride Adherence 
Some difficulty was observed in the course of this work with 
the adherence of the Si 3N4 layers to the GaAs surface during the 
anneal. As was mentioned, we attribute the scatter in the electrical 
measurements to this problem. Figure lla is a scanning electron 
microscope photograph of a tellurium implanted GaAs specimen coated 
with Si 3N4. Only the upper right portion of the field of view was 
exposed to the tellurium beam. After the implant was covered with 
Si 3N4, it was annealed to 750°C for 15 minutes. The Si 3N4 has 
bubbled (dark patches) and in one case ruptured (the white area) in 
the implanted region. Inside the ruptured area several thermal etch 
pits can be seen on the GaAs surface (Fig. llb). Even in the non-
implanted area (Fig. llc), the Si 3N4 bubbled. However, the bubble 
size was much smaller than in the implanted region. Evidence of 
the large amount of GaAs disassociation occurring during the anneal, 
is witnessed by the regrowth patterns seen in Fig. lld. 
Backscattering measurements indicated that the sputtered Si 3N4 
layers contained a significant amount of oxygen. The presence of 
oxygen in Si 3N4 could lead to gallium out-diffusion during anneal 
for samples coated with this dielectric. 
3.4 Summary 
The electrical measurements were consistent with the predictions 
made in section 3.1. High electrical activity was observed in samples 
implanted at elevated temperatures and subsequently annealed with a 




Fig. 11 Scanning electron microscope photographs of a Te implanted 
GaAs specimen coated with Si3N4, after a 750°C anneal. The sample 
was implanted at room temperature with a dose of 5 x 1014 Te/cm2. 
(a) Si3N4 coating on the GaAs where only the upper right portion of 
the field view was exposed to the Te beam; (b) Thermal etch pits on 
the GaAs surface inside the ruptured area of the Si3N4 shown in (a); 
(c) Bubbles in the Si3N4 over the unimplanted area in (a); (d) GaAs 
regrowth patterns in one of the thermally etched areas of the GaAs 
surface. 
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Si02 during anneal displayed almost no electrical activity. 
A maximum doping efficiency of 50% was achieved for 350°C 
implants annealed to 900°C with a Si 3N4 encapsulent. The peak 
electron concentration was approximately equal to the maximum 
attainable in tellurium doped GaAs (7 x 1018 electrons/cm3). 
However, the electrical activity of implants overcoated with 
Si 3N4 varied over a wide range for samples with identical implant 
conditions. The scatter in the electrical measurements was attributed 




THE USE OF AlN AS AN ENCAPSULATING LAYER 
In the previous chapter, it was shown that by implanting 
tellurium into substrates held at 350°C and using Si 3N4 as an encap-
sulating layer during anneal, a peak electron concentration approxi-
mately equal to the maximum attainable in tellurium doped GaAs could 
be achieved. However, there were two problems encountered in use of 
Si 3N4 as the encapsulating layer. First, it was difficult to sputter 
oxygen-free thin films of Si 3N4. Further it was hard to maintain the 
adherence of these films to the GaAs surface during anneal. As a 
result, the observed electrical activity varied over a wide range for 
samples with identical implant conditions. The poor adherence of the 
Si 3N4 is attributed to an expansion coefficient mismatch. Si 3N4 has 
an expansion coefficient of 3.2 x ,o-6; 0 c compared to 6.8 x 10-6; 0 c 
for GaAs. 
In an effort to obtain more uniform results, we have examined 
the effect of changing the encapsulating layer. The objective was 
to find a dielectric layer with improved adherence and masking 
qualities that would result in consistently high electrical activity. 
AlN was chosen as the protective layer for this work since it has an 
expansion coefficient of 6.1 x 10-6; 0 c which closely matches the GaAs 
value. In addition, any oxygen incorporated in the AlN film would be 
in the form of Al 2o3, not Si02 as in the case of Si 3N4. Previous 
work by Chu, et al. ( 54 ), indicated that Al 2o3 is a good mask 
against gallium and arsenic diffusion. 
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The integrity of the AlN film was analyzed before and after 
anneal by Rutherford backscattering measurements and scanning electron 
microscopy. The electrical properties of the annealed implants was 
investigated with junction I-V measurements, C-V measurements, and 
Hall effect measurements. As a basis of comparison, electrical 
measurements were also performed on samples overcoated with Si 3N4. 
4.1 Aluminum Nitride Properties 
The backscattering spectrum of an AlN layer sputtered on a 
vitreous carbon substrate is shown in Fig. 12. The energy positions 
marked on the figure refer to the presence of a given element on the 
sample surface (scattering kinetics). Depth effects are reflected in 
energy loss: the width of the aluminum peak is proportional to the 
AlN film thickness. The nitrogen peak is complicated by overlap from 
an oxygen peak. The inset in ng. 12 shows a schematic decomposition 
of the data into step spectra. It is apparent that the addition of 
the nitrogen and oxygen signals creates the step structure observed 
in the backscattering spectrum. Analysis shows that there are nearly 
equal amounts of oxygen and nitrogen in the sputtered film. Assuming 
the film to be composed of AlN and Al 2o3, composition calculations 
yield that the film is 3 parts AlN and 1 part Al 2o3 with a slight 
excess of aluminum. 
Ellipsometry measurements were used to detennine the film 
thickness and index of refraction. The refraction index of a dielec-
tric film is a good judge of film quality. The reported value for 









































































































 • • •
• ·-• • •• . ,
 
• •
 • • • • • •


























































. ··- • • • 




















• • • 










































































































































2.46. The discrepancy is assumed to be a result of the excess 
aluminum in the AlN films since Al 2o3 has an index of refraction 
smaller than that of AlN. 
In the past, there have been problems with gallium or arsenic 
out-diffusing through the dielectric overcoat during anneal. Figure 
13 compares backscattering spectra taken before and after anneal of 
an AlN coated GaAs sample. The counts beyond 1.4 MeV indicate there 
are trace impurities in the AlN film. However, since there is no 
change in the spectrum after anneal, we conclude that there was no 
pronounced gallium or arsenic out-diffusion during the anneal. If 
gallium or arsenic were present in the film, they were in concentra-
tions less than 2%. 
Electron microscopy verified that the AlN adhered to GaAs 
during anneal. The surface of an AlN overcoated GaAs sample was 
smooth and featureless after annealing at 850°C for 15 minutes. In 
contrast, the scanning electron microscope photograph of Si 3N4 coated 
GaAs in the last chapter showed definite evidence of bubbling after a 
750°C anneal. 
4.2 Electrical Measurements 
The current-voltage characteristics of several implanted diodes 
were measured in the range of ,o-11 to ,o-2 amps. The forward 
characteristic of an ideal GaAs diode generally follows the relation 
I= I
0
exp(qV/nkT) where n = 2. ( 60) Only in one case (see Fig. 14) 
was such an ideal behavior approximated. Most of the implanted diodes 
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The excess current cannot be attributed to periphery -
leakage since in all cases the forward current scaled as a function 
of junction area. The reverse characteristics were of varied quality. 
Some had better reverse characteristics (for example, Te-1 in Fig. 
14) than diffused structures of similar substrate doping. (5 o) Others, 
however, had high leakage currents and low breakdown vo·1tages. Since 
the leakage was mostly junction area dependent, the deep penetration 
of the Au-Ge contacts may have been the cause of these poor character-
istics. 
Figure 15 shows a scanning electron microscope photograph of 
the cleaved edge of one of the ion implanted diodes. The upper right 
portion of the field of view is the Au-Ge contact on the top surface 
of the diode. On the cleaved edge, several fingers of alloyed Au-Ge 
can be seen to penetrate to depths of 1200A or more. The junction 
does not show up clearly in Fig. 15, but it is located 2200~ ± 200A 
deep in the GaAs. If the junction region were not heavily doped, a 
low voltage breakdown would occur as the depletion layer approached 
the alloyed Au-Ge. 
The photoresponse of a reversed biased implanted diode is shown 
in Fig. 16. Measurements were performed using a Cary spectrometer 
modified to generate a uniform photon flux as a function of wave-
0 
length. The sharp response at 9000A is typical for a GaAs photodiode, 
however the peak is usually quite narrow. ( 5l) At wavelengths lower 
than 9000~ GaAs becomes highly absorbent. As a result, the electron-
hole pairs generated by light absorption are located near the detector 
surface and usually recombine before reaching the junction region. 
-98-
Fig. 15 Scanning electron microscope photograph of the cleaved edge 


































































































































































































































































































































































In contrast, the implanted diode has a broad photoresponse peak 
extending from 9000A to 4000A which is attributed to its shallow 
junction depth. 
Capacitance-voltage measurements indicated that all the junctions 
were linearly graded with no evidence of intrinsic layers. The C-V 
characteristics of two implanted diodes are presented in Fig. 17. 
The diodes were prepared identically except one was overcoated with 
AlN before anneal and the other Si 3N4. In both cases the l/C
3 vs. 
V curves are linear, characteristic of linear graded junctions. 
Slope calculations( 62 ) yield a grading of 2.5 x 1022;cm4 for the AlN 
sample (Te-6) and 4.5 x 1022;cm4 for the Si 3N4 specimen (Te-1). 
The results for other samples are summarized in Table V. It is 
interesting to note that there is no large discrepancy in the grading 
values between the AlN overcoated samples and the Si 3N4 covered 
samples. 
The surface carrier concentration and effective mobility in the 
implanted layers are listed in Table V. The doping efficiency 
ranges from a few percent up to 45% with the AlN overcoated samples 
generally having higher efficiencies than the Si 3N4 coated samples. 
In addition, the AlN overcoated samples have surface carrier concentra-
tion values that increase with increasing dose, while the Si 3N4 values 
show some scatter. 
The carrier concentration and mobility profiles for an implanted 
sample overcoated with Si 3N4 are shown in Fig. 18. Sequential Hall 
measurements in conjunction with layer removal were used to determine 
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Fig. 18 Electron concentration and mobility profiles for a tellurium 
implanted sample processed with a Si 3N4 coating during anneal. 
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junction. Slope analysis of the capacitance-voltage data (Fig. 17) 
produced a carrier concentration profile referenced to the junction 
depth and the substrate doping level. By using the SEM value of 
2200~ as the junction depth and a substrate doping of 2.3 x 1017 
holes/cm3, the C-V data were coupled with the differential Hall effect 
data to generate a carrier concentration profile extending from the 
surface to the junction depth. The match of C-V carrier profile (open 
circles) to the Hall effect carrier profile (filled circles) is 
additional evidence that no intrinsic region exists in the implanted 
layer. 
The depth of the implanted carrier peak agrees closely with the 
0 
value of 550A predicted by Lindhard, Scharff, and Schi¢tt (LSS) 
theory( 5~ for 220 keV tellurium implanted GaAs. However, the peak 
carrier concentration is markedly lower than the LSS value (solid line 
in Fig. 18) and the carrier profile exhibits a tail extending deep 
into the sample. This tail is an order of magnitude greater than that 
predicted by simple diffusion of tellurium during the anneal _(6
3
) 
Similar tails were observed in GaAs implants by Sansbury et al. ,(4Z) 
and attributed to radiation enhanced diffusion. 
The mobility in the implanted layer is significantly lower 
than that expected for epitaxial GaAs layers of equal carrier concen-
tration. (54 ) The low mobility may be a result of carrier scattering 
from residual radiation effects such as dislocations and atomic 
defects. 
Figure 19 presents the profile of an identical implant 
processed with AlN encapsulent. In this case, the Hall effect 
-104-
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Fig. 19 Electron concentration and mobility profiles for a tellurium 
implanted sample processed with an AlN coating during anneal. 
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profile and C-V profile were matched by slope without the aid of a 
junction depth measurement. The carrier profile exhibits a signifi-
cantly higher peak electron concentration than that of the previous 
sample. The peak value of 7 x 1018 electrons/cm3 is equal to the 
maximum electron concentration which has been attained by doping 
GaAs with tellurium during growth. (5a) In addition, the penetrating 
component of the carrier concentration is not as pronounced as that 
of the Si 3N4 overcoated sample. 




The implantation of tellurium has been shown to create submicron 
n-type layers in GaAs with electron concentrations approximately 
equal to the maximum attainable in tellurium doped GaAs (7 x 1018 
electrons/cm3). Furthermore, a doping efficiency of 50% was achieved 
with the promise of higher efficiency for lower dose implantation. 
Implanted junctions showed no evidence of an intrinsic region which 
had plagued initial implantation efforts. 
The implant procedure used by previous investigators (namely, 
room temperature implantation followed by anneal with a Si02 
encapsulating layer) was shown to be inferior to hot substrate 
implantation with a subsequent anneal using a Si 3N4 protective layer. 
By elevating the implant temperature we avoided the production of 
an amorphorous layer which seems to lead to lower electrical activity. 
Silicon nitride was chosen as the encapsulent since neither Ga or 
As diffuses through it at typical anneal temperatures. In contrast, 
Ga readily diffuses through Si02 and as a result gallium-vacancy-
tellurium (VGa-Te) complexes were found in implanted layers annealed 
with a Si02 protective coating. 
In an effort to improve the doping efficiency, the implant temperature 
was raised to 350° and the samples were annealed to 900°C with a 
Si 3N4 coating. A doping efficiency of 50% was achieved with a 
carrier concentration approaching the maximum attainable in Te doped 
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GaAs. However, the electrical activity varied over a wide range for 
samples with identical implant conditions. The scatter in the 
electrical measurements was attributed to the poor adherence of the 
Si 3N4 layers to the GaAs surface during the anneal. 
In Chapter 4 the protective qualities of AlN were investigated. 
The maximum electrical activity achieved using an AlN encapsulent was 
comparable to the value attained using a Si 3N4 coating. However, the 
electrical activity was consistently high for the AlN protected 
samples, in contrast to the scattered values observed for Si 3N4 
coated samples. Also, AlN displayed better adherence to the GaAs 
surface and superior protection against gallium out-diffusion during 
anneal than Si 3N4 . 
In conclusion, it has been clearly demonstrated that by proper 
choice of the implant temperature and dielectric coating, electron 
concentrations close to those observed for bulk doped samples can be 
obtained. 
5.2 Suggestions for Future Work 
In light of these results, the implantation of other n-type 
dopants (S, Si, and Se) should be re-examined. The lighter atomic 
weight of these elements compared to Te would allow the production of 
much thicker n-type layers by implantation. 
Further improvements in doping efficiency could be attained by 
changing the implantation procedure. Over the dose range studied in 
this work, the electrical activity remained fairly constant as a 
-108-
function of dose. The highest doping efficiency (50%) was observed 
in the lowest dose implant (3 x 1013 Te/cm2). To improve doping 
efficiency, the implantation of lower doses (1012 - 1013 Te/cm2) 
should be investigated. 
To optimize the implantation procedure, a study of electrical 
activity vs. implant temperature and anneal temperature should be 
performed as a function of dose. As a result of low dose implanta-
tion, samples will have reduced radiation damage and high temperature 
anneal may no longer be required. 
Work should continue on investigating the protective qualities 
of dielectric encapsulents. To avoid the complications of implanted 
layers, experiments should be perfonned on GaAs substrates with a 
thin n-type epitaxial layer on the surface. Samples should be coated 
with the dielectric, annealed, and then analyzed. Measurements taken 
before and after anneal could be compared to evaluate the protective 
quality of the dielectric. Hall effect techniques could be used to 
measure the change in the surface carrier concentration and mobility 
in the epitaxial layer. Defects introduced during anneal could be 
detected by photoluminescence measurements~ Scanning electron 
microscopy could be used to verify the adherence of the dielectric 
during anneal and ellipsometry measurements used to evaluate the 
dielectric index of refraction. 
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Also, it would be interesting to perform differential Hall 
effect measurements as a function of temperature on implanted GaAs 
samples. The Arrhenius plot of the carrier concentration would indi-
cate the dopant ionization level and the amount of compensation present 
in the implanted layer. The corresponding curve of mobility would 
reveal information on the carrier scattering mechanism in the layer. 
5.3 Applications 
As mentioned previously, the industrial production of GaAs 
microwave transistors depends on the ability to create submicron 
n-type layers of GaAs. The maximum frequency of oscillation for a 
GaAs Schottky barrier field effect transistor (MESFET) depends 
critically on the uniformity of the channel layer thickness. Vapor 
phase epitaxial techniques, while successful in producing thin layers, 
are hard to control. On the other hand, ion implantation has been 
shown to be an accurate method of producing uniform layers of n-type 
GaAs and can easily be implemented for mass production. The natural 
extension of this application would be to integrate several MESFETs 
on the same substrate to form a microwave amplifier. Previously, 
this has been impractical because of low yield problems associated 
with the use of epitaxial layers. 
In addition to the doping of active regions, ion implantation 
can be utilized to reduce GaAs contact resistance. For most devices 
it is essential to have the lowest resistance Ohmic contacts 
possible. The generation of excessive Ohmic heating limits the out-
put power of such devices as · laser diodes and Gunn oscillators. In 
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microwave devices like Schottky barrier field effect transistors 
(MESFETs), the cut-off frequency is limited by the device series 
resistance of which contact resistance is usually the dominant factor. 
The placing of n+ contact regions on an epitaxial MESFET with channel 
doping of 1017 donors/cm3 would reduce contact resistance by a factor 
of 100 over direct contact to the epitaxial layer. (65) 
In closing, ion implantation may find application in the 
production of GaAs optoelectric devices. The fabrication of GaAs 
laser diodes is presently a very complicated process involving several 
epitaxial layers. Ion implantation would simplify the fabrication 
procedure and could result in better device characteristics. In 
addition, ion implantation could make a major impact on the light 
emitting diode (LED) industry. Diffusion techniques are currently 
being used to create the p-n junctions necessary for LED devices. 
However, ion implantation allows the fabrication of junctions with the 
n-type layer on the surface. Since the absorption coefficient for 
the characteristic radiation is 10 times less inn-type material than 
p-type GaAs,( 66) the most efficient devices result from p-n junctions 
constructed with then-type layer on the surface. High efficiency 
photovoltaic devices could also be fabricated by implantation in 
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